Lab 7 Pipelining

The goal of this lab is to design and verify the load, store in all dressing modes (direct, PC- relative and register indirect), jump in 9 conditions, swap and copy. The data hazard and dependency issues are addressed using the stalls and data forwarding. All of them are completed in this lab without significant issues.